Container for configuring the initial counter value of the systime counter in the chip and in the FPG...
Container for syncronization of chip and FPGA systime.
#define GENPYBIND_TAG_HALDLS_VX_V2
haldls::vx::SystimeSyncBase SystimeSyncBase
haldls::vx::SystimeSync SystimeSync